iTeh StandardsiTeh Standards
EURUSD
Your shopping cart is empty.
IEC

IEC 60748-23-1:2002

(Main)

Semiconductor devices - Integrated circuits - Part 23-1: Hybrid integrated circuits and film structures - Manufacturing line certification - Generic specification

Semiconductor devices - Integrated circuits - Part 23-1: Hybrid integrated circuits and film structures - Manufacturing line certification - Generic specification

Applies to high quality hybrid integrated circuits (with films) incorporating special customer quality and reliability requirements. Hybrid integrated circuits may be fully or partly completed. Partly completed devices are those that may be supplied to customers for further processing.

General Information

Status
Published
Publication Date
14-May-2002
ICS
01 - GENERALITIES. TERMINOLOGY. STANDARDIZATION. DOCUMENTATION
31.200 - Integrated circuits. Microelectronics
Technical Committee
SC 47A - Integrated circuits
Drafting Committee
WG 7 - TC 47/SC 47A/WG 7
Current Stage
PPUB - Publication issued
Start Date
15-Jun-2002
Completion Date
15-May-2002
Ref Project

Buy Standard

IEC 60748-23-1:2002 - Semiconductor devices - Integrated circuits - Part 23-1: Hybrid integrated circuits and film structures - Manufacturing line certification - Generic specificationIEC 60748-23-1:2002 - Semiconductor devices - Integrated circuits - Part 23-1: Hybrid integrated circuits and film structures - Manufacturing line certification - Generic specification
PreviousNext
Standard
IEC 60748-23-1:2002 - Semiconductor devices - Integrated circuits - Part 23-1: Hybrid integrated circuits and film structures - Manufacturing line certification - Generic specification
English language
85 pages
sale 15% off
Preview
sale 15% off
Preview

Standards Content (Sample)

,17(51$7,21$/ ,(&
67$1'$5'

4&
)LUVWHGLWLRQ

6HPLFRQGXFWRUGHYLFHV±
,QWHJUDWHGFLUFXLWV±
3DUW
+\EULGLQWHJUDWHGFLUFXLWVDQGILOPVWUXFWXUHV±
0DQXIDFWXULQJOLQHFHUWLILFDWLRQ±
*HQHULFVSHFLILFDWLRQ
'LVSRVLWLIVjVHPLFRQGXFWHXUV±
&LUFXLWVLQWpJUpV±
3DUWLH
&LUFXLWVLQWpJUpVK\EULGHVHWVWUXFWXUHVSDUILOPV±
&HUWLILFDWLRQGHODOLJQHGHIDEULFDWLRQ±
6SpFLILFDWLRQJpQpULTXH
5HIHUHQFHQXPEHU
,(& (

---------------------- Page: 1 ----------------------
3XEOLFDWLRQQXPEHULQJ
$VIURP-DQXDU\DOO,(&SXEOLFDWLRQVDUHLVVXHGZLWKDGHVLJQDWLRQLQWKH
VHULHV)RUH[DPSOH,(&LVQRZUHIHUUHGWRDV,(&
&RQVROLGDWHGHGLWLRQV
7KH,(&LVQRZSXEOLVKLQJFRQVROLGDWHGYHUVLRQVRILWVSXEOLFDWLRQV)RUH[DPSOH
HGLWLRQQXPEHUVDQGUHIHUUHVSHFWLYHO\WRWKHEDVHSXEOLFDWLRQWKH
EDVHSXEOLFDWLRQLQFRUSRUDWLQJDPHQGPHQWDQGWKHEDVHSXEOLFDWLRQLQFRUSRUDWLQJ
DPHQGPHQWVDQG
)XUWKHULQIRUPDWLRQRQ,(&SXEOLFDWLRQV
7KHWHFKQLFDOFRQWHQWRI,(&SXEOLFDWLRQVLVNHSWXQGHUFRQVWDQWUHYLHZE\WKH,(&
WKXVHQVXULQJWKDWWKHFRQWHQWUHIOHFWVFXUUHQWWHFKQRORJ\,QIRUPDWLRQUHODWLQJWR
WKLV SXEOLFDWLRQ LQFOXGLQJ LWV YDOLGLW\ LV DYDLODEOH LQ WKH ,(& &DWDORJXH RI
SXEOLFDWLRQV VHHEHORZ LQDGGLWLRQWRQHZHGLWLRQVDPHQGPHQWVDQGFRUULJHQGD
,QIRUPDWLRQRQWKHVXEMHFWVXQGHUFRQVLGHUDWLRQDQGZRUNLQSURJUHVVXQGHUWDNHQ
E\WKHWHFKQLFDOFRPPLWWHHZKLFKKDVSUHSDUHGWKLVSXEOLFDWLRQDVZHOODVWKHOLVW
RISXEOLFDWLRQVLVVXHGLVDOVRDYDLODEOHIURPWKHIROORZLQJ
x ,(&:HE6LWH ZZZLHFFK
x &DWDORJXHRI,(&SXEOLFDWLRQV
7KHRQOLQHFDWDORJXHRQWKH,(&ZHEVLWH ZZZLHFFKFDWOJHKWP HQDEOHV
\RXWRVHDUFKE\DYDULHW\RIFULWHULDLQFOXGLQJWH[WVHDUFKHVWHFKQLFDO
FRPPLWWHHVDQGGDWHRISXEOLFDWLRQ2QOLQHLQIRUPDWLRQLVDOVRDYDLODEOHRQ
UHFHQWO\LVVXHGSXEOLFDWLRQVZLWKGUDZQDQGUHSODFHGSXEOLFDWLRQVDVZHOODV
FRUULJHQGD
x ,(&-XVW3XEOLVKHG
7KLVVXPPDU\RIUHFHQWO\LVVXHGSXEOLFDWLRQV ZZZLHFFK-3KWP LVDOVR
DYDLODEOHE\HPDLO3OHDVHFRQWDFWWKH&XVWRPHU6HUYLFH&HQWUH VHHEHORZ IRU
IXUWKHULQIRUPDWLRQ
x &XVWRPHU6HUYLFH&HQWUH
,I\RXKDYHDQ\TXHVWLRQVUHJDUGLQJWKLVSXEOLFDWLRQRUQHHGIXUWKHUDVVLVWDQFH
SOHDVHFRQWDFWWKH&XVWRPHU6HUYLFH&HQWUH
(PDLOFXVWVHUY#LHFFK
7HO 
)D[ 

---------------------- Page: 2 ----------------------
INTERNATIONAL IEC
STANDARD
60748-23-1
QC 165000-1
First edition
2002-05
Semiconductor devices –
Integrated circuits –
Part 23-1:
Hybrid integrated circuits and film structures –
Manufacturing line certification –
Generic specification
Dispositifs à semiconducteurs –
Circuits intégrés –
Partie 23-1:
Circuits intégrés hybrides et structures par films –
Certification de la ligne de fabrication –
Spécification générique
© IEC 2002 ⎯ Copyright - all rights reserved
No part of this publication may be reproduced or utilized in any form or by any means, electronic or
mechanical, including photocopying and microfilm, without permission in writing from the publisher.
International Electrotechnical Commission, 3, rue de Varembé, PO Box 131, CH-1211 Geneva 20, Switzerland
Telephone: +41 22 919 02 11 Telefax: +41 22 919 03 00 E-mail: inmail@iec.ch  Web: www.iec.ch
PRICE CODE
Commission Electrotechnique Internationale
XC
International Electrotechnical Commission
Ɇɟɠɞɭɧɚɪɨɞɧɚɹ ɗɥɟɤɬɪɨɬɟɯɧɢɱɟɫɤɚɹ Ʉɨɦɢɫɫɢɹ
For price, see current catalogue

---------------------- Page: 3 ----------------------
±± ©,(& (
&217(176
)25(:25'
,1752'8&7,21
 6FRSH
 1RUPDWLYHUHIHUHQFHV
 'HILQLWLRQV
 6WDQGDUGDQGSUHIHUUHGYDOXHV 
 0DUNLQJ
 &LUFXLW 
 'HVSDWFKSULPDU\SDFN
 4XDOLW\DVVHVVPHQWSURFHGXUHV
 *HQHUDO
 3URF
...

Questions, Comments and Discussion

Ask us and Technical Secretary will try to provide an answer. You can facilitate discussion about the standard in here.

This May Also Interest You

IEC
IEC 62433-6:2020(Main)
EMC IC modelling - Part 6: Models of integrated circuits for pulse immunity behavioural simulation - Conducted pulse immunity modelling (ICIM-CPI)

IEC 62433-6:2020 describes the extraction flow for deriving an immunity macro-model of an Integrated Circuit (IC) against conducted Electrostatic Discharge (ESD) according to IEC 61000-4-2 and Electrical Fast Transients (EFT) according to IEC 61000-4-4.
The model addresses physical damages due to overvoltage, thermal damage and other failure modes. Functional failures can also be addressed. This model allows the immunity simulation of the IC in an application. This model is commonly called "Integrated Circuit Immunity Model Conducted Pulse Immunity", ICIM-CPI.
This document provides:
- the description of ICIM-CPI macro-model elements representing electrical, thermal or logical behaviour of the IC.
- a universal data exchange format based on XML.

  • Standard
    110 pages
    English and French language
    sale 15% off
IEC
IEC 62228-3:2019(Main)
Integrated circuits - EMC evaluation of transceivers - Part 3: CAN transceivers

IEC 62228-3:2019 specifies test and measurement methods for EMC evaluation of CAN transceiver ICs under network condition. It defines test configurations, test conditions, test signals, failure criteria, test procedures, test setups and test boards. It is applicable for CAN standard transceivers, CAN transceivers with partial networking functionality and CAN transceivers with flexible data rate capability and covers
- the emission of RF disturbances,
- the immunity against RF disturbances,
- the immunity against impulses, and
- the immunity against electrostatic discharges (ESD).
This first edition cancels and replaces the first edition of IEC TS 62228 published in 2007 and constitutes a technical revision. This edition includes the following significant technical changes with respect to IEC TS 62228:
a) introduction of CAN transceivers with partial networking functionality and CAN transceivers with flexible data rate capability and addition of operation modes and test descriptions in the respective subclauses of the document;
b) introduction of minimal communication network with two CAN transceivers;
c) update of the test requirements and targets in Annex C;
d) addition of Annex D for common mode choke characterization.
The contents of the corrigendum of June 2023 have been included in this copy.

  • Standard
    156 pages
    English and French language
    sale 15% off
IEC
IEC 62433-1:2019(Main)
EMC IC modelling - Part 1: General modelling framework

IEC 62433-1:2019 specifies the framework and methodology for EMC IC macro-modelling. Terms that are commonly used in IEC 62433 (all parts), different modelling approaches, requirements and data-exchange format for each model category that is standardized in this series are defined in this document.
IEC 62433-1 cancels and replaces IEC TS 62433-1 published in 2011. This edition constitutes a technical revision. This edition includes the following significant technical changes with respect to IEC TS 62433 1:2011:
Incorporation of a data exchange format for an integrated circuit’s model representation.
The contents of the corrigendum of July 2020 have been included in this copy.

  • Standard
    59 pages
    English language
    sale 15% off
  • Standard
    122 pages
    English and French language
    sale 15% off
IEC
IEC 61967-1:2018(Main)
Integrated circuits - Measurement of electromagnetic emissions - Part 1: General conditions and definitions

IEC 61967-1:2018 is available as IEC 61967-1:2018 RLV which contains the International Standard and its Redline version, showing all changes of the technical content compared to the previous edition.
IEC 61967-1:2018 provides general information and definitions on the measurement of conducted and radiated electromagnetic disturbances from integrated circuits. It also provides a description of measurement conditions, test equipment and set-up as well as the test procedures and content of the test reports. Test method comparison tables are include in Annex A to assist in selecting the appropriate measurement method(s). The object of this document is to describe general conditions in order to establish a uniform testing environment and to obtain a quantitative measure of RF disturbances from integrated circuits (IC). Critical parameters that are expected to influence the test results are described. Deviations from this document are noted explicitly in the individual test report. The measurement results can be used for comparison or other purposes. Measurement of the voltage and current of conducted RF emissions or radiated RF disturbances, coming from an integrated circuit under controlled conditions, yields information about the potential for RF disturbances in an application of the integrated circuit. The applicable frequency range is described in each part of IEC 61967.
This edition includes the following significant technical changes with respect to the previous edition:
- the frequency range of 150 kHz to 1 GHz has been deleted from the title;
- the frequency step above 1 GHz has been added to Table 1, Table 2 and to 5.4;
- Table A.1 has been divided into two tables, and IEC 61967-8 has been added to Table A.2 of Annex A;
- the general test board description has been moved to Annex D.

  • Standard
    52 pages
    English and French language
    sale 15% off
IEC
IEC 63011-1:2018(Main)
Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology

IEC 63011-1:2018 provides definitions pertaining to multichip integrated circuits, as vertically stacked dies using through-silicon vias (TSVs) or micro bumps. Terms and definitions related to the fabrication and test of the multichip integrated circuits are also provided.

  • Standard
    24 pages
    English and French language
    sale 15% off
IEC
IEC 63011-2:2018(Main)
Integrated circuits - Three dimensional integrated circuits - Part 2: Alignment of stacked dies having fine pitch interconnect

IEC 63011-2:2018 provides specifications of initial alignment and alignment maintenance between multiple stacked integrated circuits during the die bonding process. These specifications define the alignment keys and operating procedures of the keys. These specifications apply only if electrical coupling method of die-to-die alignment is used in the die stacking.

  • Standard
    28 pages
    English and French language
    sale 15% off
IEC
IEC 63011-3:2018(Main)
Integrated circuits - Three dimensional integrated circuits - Part 3: Model and measurement conditions of through-silicon via

IEC 63011-3:2018 specifies a reference model of through-silicon via (TSV) electrical characteristics required for an interface design in three dimensional integrated circuit (3-D IC) to transmit and receive digital data and measurement conditions for resistance and capacitance to specify TSV characteristics in 3-D IC.
Power devices, RF devices and micro-electromechanical systems (MEMS) are not in the scope of this document.

  • Standard
    28 pages
    English and French language
    sale 15% off
IEC
IEC 62228-1:2018(Main)
Integrated circuits - EMC evaluation of transceivers - Part 1: General conditions and definitions

IEC 62228-1:2018 provides general information and definitions for electromagnetic compatibility (EMC) evaluation of integrated circuits (IC) with transceivers for wired network applications under network condition. It defines general test conditions, general test setups and test and measurement methods are applied to all parts of IEC 62228.

  • Standard
    17 pages
    English and French language
    sale 15% off
IEC
IEC 62433-3:2017(Main)
EMC IC modelling - Part 3: Models of integrated circuits for EMI behavioural simulation - Radiated emissions modelling (ICEM-RE)

IEC 62433-3:2017 provides a method for deriving a macro-model to allow the simulation of the radiated emission levels of an Integrated Circuit (IC). This model is commonly called Integrated Circuit Emission Model - Radiated Emission, ICEM-RE. The model is intended to be used for modelling a complete IC, with or without its associated package, a functional block and an Intellectual Property (IP) block of both analogue and digital ICs (input/output pins, digital core and supply), when measured or simulated data cannot be directly imported into simulation tools.

  • Standard
    181 pages
    English and French language
    sale 15% off
IEC
IEC 62433-2:2017(Main)
EMC IC modelling - Part 2: Models of integrated circuits for EMI behavioural simulation - Conducted emissions modelling (ICEM-CE)

IEC 62433-2:2017 specifies macro-models for an Integrated Circuit (IC) to simulate conducted electromagnetic emissions on a printed circuit board. The model is commonly called Integrated Circuit Emission Model - Conducted Emission (ICEM-CE). The ICEM-CE macro-model can also be used for modelling an IC-die, a functional block and an Intellectual Property (IP) block. The ICEM-CE macro-model can be used to model both digital and analogue ICs. This edition includes the following significant technical changes with respect to the previous edition:
Incorporation of an XML based exchange format for model representation.

  • Standard
    217 pages
    English and French language
    sale 15% off